We demonstrate raised source/drain InAs/In 0.53 Ga 0.47 As metal-oxide-semiconductor fieldeffect-transistors incorporating a vertical spacer in the high-field region between the channel and the drain. The spacer significantly reduces off-state leakage at a high drain bias (V DS ) without increasing the source/drain contact pitch. Subsequently, thinning the InAs layer within the channel further reduces the off-state leakage and subthreshold swing (SS). At $60 nm gate length and V DS ¼ 0.5 V, devices with a 6 nm/3 nm InAs/In 0.53 Ga 0.47 As channel show 2.7 mS/lm peak transconductance (g m ) and 125 mV/dec SS, while devices with a 4. InAs/InGaAs and indium-rich In x Ga 1Àx As (x > 0.53) have been widely evaluated as the metal-oxide-semiconductor field-effect transistor (MOSFET) channel for high-performance very large scale integration (VLSI) applications. [1] [2] [3] [4] [5] [6] These materials have small bandgap, and high leakage can arise from band-to-band tunneling or from impact ionization in the high-field gate-drain region, degrading off-current and subthreshold swing (SS). 7 In metal-oxide-semiconductor high-electron-mobility transistor (MOS-HEMT) 2,3 structures (Figure 1(a) ), under bias, the drain depletion edge moves laterally away from gate edge, reducing the drain field, and thereby reducing band-band tunneling, impact ionization, and drain-induced barrier lowering (DIBL). To accommodate this lateral depletion region, the Nþ source/drain (S/D) separation must significantly exceed the gate length and contact pitch, which reduces the transistor packing density in VLSI. Using epitaxial regrowth processes, 5,10 a raised Nþ source and drain can be aligned within a few nm of the gate edges (Figure 1(b) ), enabling the small S/D contact pitch necessary for VLSI, but the gate-drain depletion distance is small and the drain field is large. This increases both leakage and short-channel effects at a given gate length (L g ). 5 Here, we report raised S/D InAs/In 0.53 Ga 0.47 As MOSFETs using an undoped vertical spacer (Figure 1(c) ) in the high-field region between the channel and the Nþ drain. Without increasing the S/D contact pitch, the vertical spacer reduces the drain field, and therefore off-state leakage significantly decreases at a high drain bias (V DS ). For a short channel (60 nm-L g ), a 6 nm/3 nm InAs/ In 0.53 Ga 0.47 As channel device with an 8 nm vertical spacer shows 2.7 mS/lm peak transconductance (g m ) and 125 mV/dec SS at V DS ¼ 0. ) In 0.53 Ga 0.47 As was then selectively regrown by metal organic vapor deposition (MOCVD) on the cap layer. Device mesas were isolated and the dummy gates removed in buffered oxide etch. For all samples, in the gate region, the exposed cap and upper cladding layers were then removed by digital etching. 5, 8 For sample C the upper 1.5 nm of the InAs channel was also removed by digital etching. The samples were then immediately transferred into the atomic layer deposition (ALD) chamber, and pre-cleaned/passivated by alternating cycles of N 2 plasma and of trimethylaluminum (TMA). HfO 2 gate dielectric was then deposited. 9 The samples were then annealed at 400 C in forming gas (5% H 2 /95% N 2 ) for 15 min. Ni/Au was thermally deposited as the gate electrode, and Ti/Pd/Au S/D contacts defined by liftoff. Figure 2 sample A and B, interpolated at the zero gate length, are 181 and 190 X lm, respectively, and their discrepancy is within fitting error. This, again, confirms adding the 8 nm spacer layer does not degrade on-state performance by increasing R on . From transmission line method (TLM) measurement for regrown S/D (Figure 5(b) ), the S/D specific contact resistivity is 4.8 X lm 2 and sheet resistance (R sheet ) of the regrown S/D is 30 X/sq. The large 1.2 lm distances between the gate edges and the S/D contacts contribute 96 X lm to R on and degrade g m by $11%.
We now compare 6 nm-(sample B) and 4.5 nm-thickInAs channel devices (sample C). Figure 6 (a) compares SS as a function of L g for samples B and C. The thin InAs channel (sample C) has significantly improved SS at high V DS and small L g , which we attribute to better electrostatic control and the larger quantized bandgap. The quantized bandgaps for sample B and C, computed from a self-consistent 1-D Schr€ odinger and Poisson solver, are $0.44 eV and $0.50 eV, respectively. Figure 6 (b) shows peak g m in terms of L g . The peak g m of sample C is $10% smaller than that of sample B at every gate length. This is possibly due to increased surface roughness scattering. 
